tevador
|
2b9209346e
Operand allocation
|
7 лет назад |
tevador
|
59bbb572c2
WIP
|
7 лет назад |
tevador
|
174754cb2b
Added branches - ASM and JIT only
|
7 лет назад |
tevador
|
f3b114af88
Replaced division instructions with IMUL_RCP
|
7 лет назад |
tevador
|
923420f0a3
Fixed mining and verification mode not giving the same results
|
7 лет назад |
tevador
|
f76e8c2e20
Reworked "FNEG" instruction to make ASIC optimizations more difficult
|
7 лет назад |
tevador
|
32d827d0a6
Interpreter with bytecode
|
7 лет назад |
tevador
|
a586751f6b
Removed FPNEG instruction
|
7 лет назад |
tevador
|
ac4462ad42
Renamed floating point instructions
|
7 лет назад |
tevador
|
1ee94bef2a
Added ISWAP instruction
|
7 лет назад |
tevador
|
8f2abd6c05
NOP instruction
|
7 лет назад |
tevador
|
005c67f64c
Added explicit STORE instructions
|
7 лет назад |
tevador
|
d2cb086221
ASM code generator for "small" programs that fit into the uOP cache
|
7 лет назад |
tevador
|
2756bcdcfe
Added magic division to JIT compiler
|
7 лет назад |
tevador
|
557241cd95
JUMP instruction
|
7 лет назад |
tevador
|
d1a808643d
Random accesses - JIT compiler
|
7 лет назад |
tevador
|
b71e0eec65
Optimizations to reduce code size under 32K
|
7 лет назад |
tevador
|
2f6a599ff6
Inlined calls for memory read
|
7 лет назад |
tevador
|
619bee5418
Random dataset accesses - asm only
|
7 лет назад |
tevador
|
3caecc7646
Vector FPU instructions
|
7 лет назад |
tevador
|
cb0721056a
Assembly code generator for Windows 64-bit
|
7 лет назад |